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水线 ADC 中的关键模块，其功耗、速度、精度和线性度将直接影响到整个 ADC
系统的指标。本文对采样保持电路中增益自举运算放大器和采样开关进行了优











在输入 24.3MHz 正弦波情况下，其无杂散动态范围达到了 87dB，满足 12bit，








































 The pipelined ADC is widely used in the field of communicating and consumer 
electronics. It becomes the mainstream of high speed, high accuracy ADC due to the 
good tradeoff between speed and accuracy. Sample-and-Hold(S/H) circuit is one of 
the most important units of Pipelined ADC which power consumption, speed, setting 
error and accuracy affects the related parameters of the whole pipelined ADC directly. 
The main work of this thesis is to optimize the design of gain-boosted cascade 
amplifiers (GBCA) and sample switch and a high speed, low power consumption 
Sample-and-Hold(S/H) circuit is designed based on the optimizations. 
The key modules of S/H circuit are optimized and improved after detail analyses 
of the structure and principle of S/H in the format of SC circuit. A MATLAB model 
for gain-boosted cascade amplifiers (GBCA) is established to analyzed effects of gain 
bandwidth product and phase margin of main and boosting amplifiers to settling time. 
Based on the analysis of the model, an optimized GBCA structure is presented with 
cascode boosting amplifiers which reduce power consumption. The nonlinearity of 
bootstrapped switch caused by bulk effect is analyzed and an improved bootstrapped 
switch is designed under standard CMOS process. The bulk effect is eliminated 
through improving switch structure and Spurious-free Dynamic Range (SFDR) of the 
bootstrapped switch is increased. A flip-around S/H and a charge-transferring S/H are 
established.  Simulation results show that the power consumption the optimized 
flip-around S/H is 9.2mW which is 56% of the charge-transferring S/H. Its setting 
error is 80uV and SFDR is 87dB with a 24.3MHz sine wave input. The S/H circuit is 
applicable for a 12 bit 50MSps Pipelined ADC. 
The key technique issues solved in this thesis are as follows: 
1) Boosting amplifiers are implemented in cascode structure which has higher 
secondary pole and the uint gain bandwidth and phase margin of main and boosting 
amplifiers are optimized. The setting time and sensitivity of which to bandwidth of 















2) PMOS is used for the key switch in under standard CMOS. The structure of 
the switch is optimized to make the bulk and source of the key switch connected 
when the switch conducts. The linearity of the switch is improved and the complexity 
of the circuit is reduced. 
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